Combinatorial Generation of Test Suites

Testgen is a computer program that generates suites of input and configuration vectors for testing other software or software/hardware systems. As systems become ever more complex, often, there is not enough time to test systems against all possible combinations of inputs and configurations, so test engineers need to be selective in formulating test plans. Testgen helps to satisfy this need: In response to a test-suite-requirement-specification model, it generates a minimal set of test vectors that satisfies all the requirements.

Testgen generates test cases following a combinatorial approach, but instead of generating all possible combinations across all test factors, it generates a test suite covering all possible combinations among user-specified groups of test factors. Testgen affords three main benefits:

  • The level of coverage of the test space can be increased or decreased easily by modifying the test model. Hence, the rigor of testing can be adjusted according to availability of time and resources.
  • Within a test model, degrees of combinations can be adjusted separately for different subsystems.
  • Typically, Testgen generates test cases in seconds, whereas manual generation of the same test cases takes hours, and Testgen never omits desired combinations or includes redundant test cases.

This program was written by Anthony C. Barrett and Daniel L. Dvorak of Caltech for NASA’s Jet Propulsion Laboratory.

This software is available for commercial licensing. Please contact Karina Edmonds of the California Institute of Technology at (626) 395-2322. Refer to NPO-45921.

This Brief includes a Technical Support Package (TSP).

Combinatorial Generation of Test Suites (reference NPO-45921) is currently available for download from the TSP library.

Please Login at the top of the page to download.

White Papers

Minimum Incremental Motion and Holding Stability in Beamline Positioning
Sponsored by Aerotech
Antenna Basics
Sponsored by Rohde & Schwarz A&D
Critical Techniques for High-Speed A/D Converters in Real-Time Systems
Sponsored by Pentek
Technology To Speed Wire Harness New Product Introduction
Sponsored by Mentor Graphics
Reducing Development Cycles for 3U VPX Systems
Sponsored by Curtiss-Wright Controls Embedded Computing
From The Design Lab: An Insider’s Guide To Laser Sintering
Sponsored by Stratasys Direct Manufacturing

White Papers Sponsored By:

The U.S. Government does not endorse any commercial product, process, or activity identified on this web site.