2011

STRS SpaceWire FPGA Module

An FPGA module leverages the previous work from Goddard Space Flight Center (GSFC) relating to NASA’s Space Telecommunications Radio System (STRS) project. The STRS SpaceWire FPGA Module is written in the Verilog Register Transfer Level (RTL) language, and it encapsulates an unmodified GSFCcore (which is written in VHDL). The module has the necessary inputs/outputs (I/Os) and parameters to integrate seamlessly with the SPARC I/O FPGA Interface module (also developed for the STRS operating environment, OE).

Software running on the SPARC processor can access the configuration and status registers within the SpaceWire module. This allows software to control and monitor the SpaceWire functions, but it is also used to give software direct access to what is transmitted and received through the link. SpaceWire data characters can be sent/received through the software interface, as well as through the dedicated interface on the GSFC core. Similarly, SpaceWire time codes can be sent/received through the software interface or through a dedicated interface on the core.

This innovation is designed for plug-and-play integration in the STRS OE. The SpaceWire module simplifies the interfaces to the GSFC core, and synchronizes all I/O to a single clock. An interrupt output (with optional masking) identifies timesensitive events within the module. Test modes were added to allow internal loopback of the SpaceWire link and internal loopback of the client-side data interface.

This work was done by James P. Lux, Gregory H. Taylor, Minh Lang, and Ryan A. Stern of Caltech for NASA’s Jet Propulsion Laboratory. For more information, contact This email address is being protected from spambots. You need JavaScript enabled to view it..

This software is available for commercial licensing. Please contact Daniel Broderick of the California Institute of Technology at This email address is being protected from spambots. You need JavaScript enabled to view it.. NPO-47434

White Papers

Finding the Right Manufacturer for Your Design
Sponsored by Sunstone Circuits
The Benefits of Investigating Surface Treatments Earlier In the Design Process
Sponsored by General Magnaplate
Force Transfer Machines
Sponsored by Morehouse
From The Design Lab: An Insider’s Guide To Laser Sintering
Sponsored by Stratasys Direct Manufacturing
Selecting the Right Material for 3D Printing
Sponsored by Proto Labs
How the Laser, Optic, & Photonic Industries Benefit from Electropolishing
Sponsored by Able Electropolishing

White Papers Sponsored By:

The U.S. Government does not endorse any commercial product, process, or activity identified on this web site.