2012

HDL Code Generator

altMathWorks (Natick, MA) has announced HDL Coder, which automatically generates HDL code from MATLAB, allowing engineers to implement FPGA and ASIC designs from the widely used MATLAB language. MathWorks also announced HDL Verifier, which includes FPGA hardware-in-the-loop capabilities for testing FPGA and ASIC designs. With these two products, MathWorks now provides HDL code generation and verification across MATLAB and Simulink. HDL Coder generates portable, synthesizable VHDL and Verilog code from MATLAB functions and Simulink models that can be used for FPGA programming or ASIC prototyping and design. As a result, engineering teams can now immediately identify the best algorithm for hardware implementation. Traceability between Simulink models and generated HDL code also supports the development of high-integrity applications that adhere to DO-254 and other standards.


Click here to learn more.

White Papers

How to Turn Your Engineers Into Product Design Superheroes
Sponsored by arena solutions
Receiver requirements for a TDOA-based radiolocation system
Sponsored by rohde and schwarz a and d
The Truth about Parylene Coating & Medical Devices
Sponsored by diamond-mt
Free Guide to High Performance Switching
Sponsored by Keithley
Unique Method for Orifice Production
Sponsored by Bird Precision
The Self-Driving Car
Sponsored by HP

White Papers Sponsored By: