2012

HDL Code Generator

altMathWorks (Natick, MA) has announced HDL Coder, which automatically generates HDL code from MATLAB, allowing engineers to implement FPGA and ASIC designs from the widely used MATLAB language. MathWorks also announced HDL Verifier, which includes FPGA hardware-in-the-loop capabilities for testing FPGA and ASIC designs. With these two products, MathWorks now provides HDL code generation and verification across MATLAB and Simulink. HDL Coder generates portable, synthesizable VHDL and Verilog code from MATLAB functions and Simulink models that can be used for FPGA programming or ASIC prototyping and design. As a result, engineering teams can now immediately identify the best algorithm for hardware implementation. Traceability between Simulink models and generated HDL code also supports the development of high-integrity applications that adhere to DO-254 and other standards.


Click here to learn more.

White Papers

Turning Great Designs Into Great Products: The Changing World of Mechanical Design
Sponsored by Arena Solutions
IEC 61131-3 Now in Motion
Sponsored by Trio Motion
Specialized Adhesives Withstand Thermal Cycling
Sponsored by Master Bond
High-Speed, Real-Time Recording Systems Handbook
Sponsored by Pentek
Removing the Gap Between ECAD and MCAD Design
Sponsored by Mentor Graphics
R&S® SMB100A, NRP, FSW-K6, ZVL Radar Educational Videos
Sponsored by Rohde and Schwarz A and D

White Papers Sponsored By: