2012

altMathWorks (Natick, MA) has announced HDL Coder, which automatically generates HDL code from MATLAB, allowing engineers to implement FPGA and ASIC designs from the widely used MATLAB language. MathWorks also announced HDL Verifier, which includes FPGA hardware-in-the-loop capabilities for testing FPGA and ASIC designs. With these two products, MathWorks now provides HDL code generation and verification across MATLAB and Simulink. HDL Coder generates portable, synthesizable VHDL and Verilog code from MATLAB functions and Simulink models that can be used for FPGA programming or ASIC prototyping and design. As a result, engineering teams can now immediately identify the best algorithm for hardware implementation. Traceability between Simulink models and generated HDL code also supports the development of high-integrity applications that adhere to DO-254 and other standards.

Click here to learn more.

White Papers

Chemical Compatibility With Hospital Disinfectants and Oncology Drugs
Sponsored by Eastman
Algorithms for Change Point Analysis
Sponsored by Numerical Algorithms Group
Healthy Sensing: Do You Know When Your Proximity Sensor Is Sick?
Sponsored by Honeywell
Design Guide: Sheet Metal Fabrication
Sponsored by Xometry
Using UV LEDs to Cure Fiber Optic Cables
Sponsored by Excelitas
Safety in SoCs
Sponsored by Synopsys

White Papers Sponsored By:

The U.S. Government does not endorse any commercial product, process, or activity identified on this web site.