GE (Charlottesville, VA) recently announced the WANic(TM) 66512 PCI
Express(R) Packet Processor. Designed for ease of development and deployment
– resulting in reduced risk, faster time-to-market and faster time-to-revenue
– and supported by GE’s expertise and experience in fulfilling the
requirements of Tier 1 TEMs, the WANic 66512 delivers performance and
flexibility through its implementation of the Cavium 10-core 1.5GHz
OCTEON(TM) II processor, its PCI Express form factor, and the provision of
board-level diagnostic tools and driver development kits. The latest addition
to their broad range of PCI/PCI Express packet processors delivers very low
latency and very high throughput to a broad range of applications, such as
deep packet inspection, lawful intercept, secure access, network address
translation, traffic management and session border control, as well as to
high frequency trading applications.
This week's Question: MIT recently unveiled its prototype design for SpaceX founder Elon Musk's Hyperloop, a high-speed ground transport system that could theoretically send passengers from Los Angeles to San Francisco in half an hour. The...
Subscribe today to receive the INSIDER, a FREE e-mail newsletter from NASA Tech Briefs featuring exclusive previews of upcoming articles, late breaking NASA and industry news, hot products and design ideas, links to online resources, and much more.