Source-Coupled, N-Channel, JFET-Based Digital Logic Gate Structure Using Resistive Level Shifters
- Created on Friday, 01 April 2011
A circuit topography is used to create usable, digital logic gates using N (negatively doped) channel junction field effect transistors (JFETs), load resistors, level shifting resistors, and supply rails whose values are based on the DC parametric distributions of these JFETs. This method has direct application to the current state-of-the-art in high-temperature (300 to 500 °C and higher) silicon carbide (SiC) device production, and defines an adaptation to the logic gate described in U.S. Patent 7,688,117 in that, by removing the level shifter from the output of the gate structure described in the patent (and applying it to the input of the same gate), a source-coupled gate topography is created. This structure allows for the construction AND/OR (sum of products) arrays that use far fewer transistors and resistors than the same array as constructed from the gates described in the aforementioned patent. This plays a central role when large multiplexer constructs are necessary; for example, as in the construction of memory.
This work was done by Michael J. Krasowski of Glenn Research Center.
Inquiries concerning rights for the commercial use of this invention should be addressed to NASA Glenn Research Center, Innovative Partnerships Office, Attn: Steven Fedor, Mail Stop 4–8, 21000 Brookpark Road, Cleveland, Ohio 44135. Refer to LEW-18636-1.
This Brief includes a Technical Support Package (TSP).
Source-Coupled, N-Channel, JFET-Based Digital Logic Gate Structure Using Resistive Level Shifters (reference LEW-18636-1) is currently available for download from the TSP library.
Please Login at the top of the page to download.