Property Value
Name Error-Detecting Counters for FPGA and ASIC State Machines
Description A scheme has been found for protecting critical counters in FPGAs and ASICs from SEUs using monotonicity checking. This scheme involves very little overhead, in fact just a 2 bit auxiliary counter is used at minimum, or just 2 extra states in a state machine.
Filesize 101.51 kB
Last updated on 02/01/2008 10:48

Permanent Magnet Design Guidelines
Sponsored by Magnet Applications
Advances In ULTRA-Accurate Temperature Measurement Design
Sponsored by Data Translation Inc
Maximizing the Performance of the NI 6534 Digital I/O Device
Sponsored by National Instruments
Perform RF Streaming Successfully
Sponsored by National Instruments
PACs for Industrial Control, the Future of Control
Sponsored by National Instruments
Going Parallel with LabVIEW Delivers Test Throughput Gains
Sponsored by National Instruments

White Papers Sponsored By:

Dedicated to helping you design better products in a digital world... your guide to the latest tools & techniques for digital prototyping, simulation, and analysis of the real-world performance of your ideas.

Visit the Digital Design Center

>> Most Searched

>> Newsletter

Subscribe today to receive the INSIDER, a FREE e-mail newsletter from NASA Tech Briefs featuring exclusive previews of upcoming articles, late breaking NASA and industry news, hot products and design ideas, links to online resources, and much more.

Your name:

Your email:

Please Subscribe me to the Insider