A logic design has been conceived for a field-programmable gate array (FPGA) that would implement a complex system of multiple digital state-space filters. The main innovative aspect of this design lies in providing for reuse of parts of the FPGA hardware to perform different parts of the filter computations at different times, in such a manner as to enable the timely performance of all required computations in the face of limitations on available FPGA hardware resources.

A digital state-space filter of the type to which the design applies (see figure) is represented by the equations

x(k + 1) = Ax(k) + Bu(k) (1)

and

y(k) = Cx(k) + Du(k) (2)

where:

  • k is an integer representing an increment of time,
  • N is an integer representing the number of dimensions in the state space,
  • u(k) is a scalar input at time k,
  • y(k) is a scalar output at time k,
  • x(k) is an N×1 state vector at time k,
  • A is an N×N matrix of filter coefficients,
  • B is an N×1 vector of filter coefficients,
  • C is a 1×N vector of filter coefficients, and
  • D is a scalar filter coefficient.
This Block Diagram represents a digital state-space filter, which could be one of multiple such filters in a complex system. The same FPGA circuitry could be used to implement different filters at different times.

The implementation of the digital state-space filter involves matrix•vector multiplications, which, in the absence of the present innovation, would ordinarily necessitate some multiplexing of vector elements and/or routing of data flows along multiple paths.

The design concept calls for implementing vector registers as shift registers to simplify operand access to multipliers and accumulators, obviating both multiplexing and routing of data along multiple paths. Each vector register would be reused for different parts of a calculation. Outputs would always be drawn from the same register, and inputs would always be loaded into the same register.

A simple state machine would control each filter. The output of a given filter would be passed to the next filter, accompanied by a “valid” signal, which would start the state machine of the next filter. Multiple filter modules would share a multiplication/accumulation arithmetic unit. The filter computations would be timed by use of a clock having a frequency high enough, relative to the input and output data rate, to provide enough cycles for matrix and vector arithmetic operations.

This design concept could prove beneficial in numerous applications in which digital filters are used and/or vectors are multiplied by coefficient matrices. Examples of such applications include general signal processing, filtering of signals in control systems, processing of geophysical measurements, and medical imaging. For these and other applications, it could be advantageous to combine compact FPGA digital filter implementations with other application-specific logic implementations on single integrated-circuit chips. An FPGA could readily be tailored to implement a variety of filters because the filter coefficients would be loaded into memory at startup.

This work was done by James E. Kowalski of Caltech for NASA’s Jet Propulsion Laboratory.

NPO-44662.

Topics:
Control systems Hardware Parts Semiconductors & ICs
This Brief includes a Technical Support Package (TSP).
Document cover
Economical Implementation of a Filter Engine in an FPGA

(reference NPO-44662) is currently available for download from the TSP library.

Don't have an account?

Magazine cover
NASA Tech Briefs Magazine

This article first appeared in the January, 2009 issue of NASA Tech Briefs Magazine (Vol. 33 No. 1).

Read more articles from this issue here.

Read more articles from the archives here.

Overview

The document is a Technical Support Package from NASA's Jet Propulsion Laboratory (JPL), specifically focused on the economical implementation of a filter engine in a Field-Programmable Gate Array (FPGA). It is identified as NPO-44662 and is part of the NASA Tech Briefs, which aim to disseminate aerospace-related developments with broader technological, scientific, or commercial applications.

The document outlines the significance of filter engines in various applications, particularly in aerospace systems where signal processing is crucial. It emphasizes the need for efficient and cost-effective solutions in implementing these filter engines, especially in the context of modern FPGA technology. FPGAs are favored for their flexibility and reconfigurability, allowing for tailored solutions that can adapt to specific requirements in real-time processing.

The Technical Support Package includes references to various figures and models that illustrate the concepts discussed, such as matrix multiplication and impulse response modeling. These figures serve to provide a visual understanding of the operations and performance of the filter engine within the FPGA framework.

Additionally, the document highlights the importance of compliance with U.S. export regulations and the proprietary nature of the information contained within. It encourages users to adhere to applicable laws when utilizing the information provided. The document also includes contact information for further inquiries, directing interested parties to the Innovative Technology Assets Management at JPL for additional resources and support.

Overall, the Technical Support Package serves as a comprehensive guide for engineers and researchers interested in the implementation of filter engines in FPGAs, showcasing the potential for innovation in aerospace technology and beyond. It reflects NASA's commitment to sharing knowledge and fostering partnerships that can lead to advancements in various fields, ultimately contributing to the broader goals of scientific exploration and technological development.