An architecture for a proposed active pixel sensor (APS) and a design to implement the architecture in a complementary metal oxide semiconductor (CMOS) very-large-scale integrated (VLSI) circuit provide for some advanced features that are expected to be especially desirable for tracking pointlike features of stars. The architecture would also make this APS suitable for robotic-vision and general pointing and tracking applications.
CMOS imagers in general are well suited for pointing and tracking because they can be configured for random access to selected pixels and to provide readout from windows of interest within their fields of view. However, until now, the architectures of CMOS imagers have not supported multiwindow operation or lownoise data collection. Moreover, smearing and motion artifacts in collected images have made prior CMOS imagers unsuitable for tracking applications.
The proposed CMOS imager (see figure) would include an array of 1,024 by 1,024 pixels containing high-performance photodiode-based APS circuitry. The pixel pitch would be 9 µm. The operations of the pixel circuits would be sequenced and otherwise controlled by an on-chip timing and control block, which would enable the collection of image data, during a single frame period, from either the full frame (that is, all 1,024 × 1,024 pixels) or from within as many as 8 different arbitrarily placed windows as large as 8 by 8 pixels each.
A typical prior CMOS APS operates in a row-at-a-time (“rolling-shutter”) readout mode, which gives rise to exposure skew. In contrast, the proposed APS would operate in a sample-first/read-later mode, suppressing rolling-shutter effects. In this mode, the analog readout signals from the pixels corresponding to the windows of the interest (which windows, in the star-tracking application, would presumably contain guide stars) would be sampled rapidly by routing them through a programmable diagonal switch array to an on-chip parallel analog memory array. The diagonal-switch and memory addresses would be generated by the on-chip controller.
The memory array would be large enough to hold differential signals acquired from all 8 windows during a frame period. Following the rapid sampling from all the windows, the contents of the memory array would be read out sequentially by use of a capacitive transimpedance amplifier (CTIA) at a maximum data rate of 10 MHz. This data rate is compatible with an update rate of almost 10 Hz, even in full-frame operation. In the multiwindow readout mode, this APS could operate with ultralow noise. When an APS of prior design is operated in row-at-a-time readout, the main component of noise in each pixel is the reset noise at the sensing node. In the proposed APS, the reset levels for an entire frame would be stored in the memory array, and subsequently used as references during differential readout; that is, for each pixel, its own reset level would be subtracted from its signal. In other words, this APS would perform on-chip correlated double sampling, eliminating sensing-node reset noise. Hence, the remaining main component of readout noise from each pixel would be that associated with sampling of the signal and reset levels into the memory array. It has been estimated that using a sampling capacitance of 2 pF (corresponding to a root-mean-square differential sampling noise of ≈65 µV) and a nominal pixel conversion gain of 15 µV per electron, the readout noise would be less than 5 electrons. In full-frame operation, the APS imager would revert to the row-ata- time readout mode, with a consequent increase in readout noise to 30 electrons.
This work was done by Bedabrata Pain, Chao Sun, Guang Yang, and Julie Heynssens of Caltech for NASA’s Jet Propulsion Laboratory. For further information, access the Technical Support Package (TSP) free on-line at www.techbriefs.com/tsp under the Electronics/ Computers category. In accordance with Public Law 96-517, the contractor has elected to retain title to this invention. Inquiries concerning rights for its commercial use should be addressed to: Innovative Technology Assets Management:
JPL
Mail Stop 202-233
4800 Oak Grove Drive
Pasadena, CA 91109-8099
(818) 354-2240
E-mail: This email address is being protected from spambots. You need JavaScript enabled to view it.
Refer to NPO-30440, volume and number of this NASA Tech Briefs issue, and the page number.
This Brief includes a Technical Support Package (TSP).
CMOS VLSI Active-Pixel Sensor for Tracking
(reference NPO-30440) is currently available for download from the TSP library.
Don't have an account?
Overview
The document is a technical support package from NASA's Jet Propulsion Laboratory detailing the development of a CMOS VLSI Active-Pixel Sensor (APS) designed for tracking applications, particularly in space guidance and navigation systems. Over the past three decades, CMOS technology has significantly advanced low-cost, low-power, and highly integrated systems, leading to the creation of high-performance CMOS imagers. The proposed star tracker utilizes these advancements to determine the three-axis attitude of spacecraft by identifying stars in the sky through electronic imaging.
The star tracker functions as an electronic camera connected to a computer, capturing images of the sky to locate and identify stars. The document outlines the architecture of the proposed CMOS imager, which features a mega pixel array (1024x1024) with a pixel pitch of 9 μm. It operates in a sample-first-read-later mode, allowing for rapid sampling of pixels into an on-chip memory array, which is then read out sequentially. This innovative approach minimizes noise and motion artifacts, enhancing the accuracy of the tracker.
Key features of the imager include ultra-low noise performance (less than 5 electrons) during high readout rates (10 MHz), suppression of the rolling shutter effect, and the ability to support multiple imaging windows (up to 8x8) within a single frame. The design incorporates a capacitive transimpedance amplifier (CTIA) for data readout, ensuring compatibility with a 10 Hz update rate even in full-frame mode.
The document also discusses the importance of reducing dark current and achieving linearity in low-light conditions through advanced pixel layout and circuit design. A column-based high-throughput sampling (HTS) circuit is employed to enhance low-light-level linearity, particularly in full-frame mode.
Overall, the document emphasizes the potential of the CMOS APS technology in improving the performance of star trackers for spacecraft, contributing to more reliable navigation and guidance systems in future space missions. It serves as a resource for understanding the technological advancements in imaging systems and their applications in aerospace, highlighting NASA's commitment to innovation in this field.
